With the I3c specification now finalized, we need an I3C protocol analyzer
Just to clarify, is this the MIPI I3C protocol you're referring to?
I am also interested in this protocol analyzer. I3C specification v1.0 is published, with v1.1 in the pipeline.
The specification is here: https://mipi.org/specifications/i3c-sensor-specification
Synopsys is offering a I3C master IP: https://www.synopsys.com/dw/ipdir.php?ds=mipi_i3c
The new protocol is very similar to I2C when in SDR mode (single data rate), with the following changes to low level protocol:
1) The usage of extended commands using the 7E address (reserved in I2C)
2) Slaves may send IBI (In-Band Interrupts)
3) New timing constraints on SCL and SDA
4) Dynamic addressing
5) Broadcast and multicast transactions
Getting an I3C protocol analyzer that is able to capture and surface the raw values of I3C transactions would be incredibly useful for engineers bringing up the next generation of serial interfaces using FPGAs today and ASICs tomorrow.
You won't be notified about changes to this idea.